Based on the analysis of the system architecture of scaler chip used in flat panel displayer, three constraints were proposed: the output frame rate must be same as the input frame rate of the scaler, no overflow and underflow in asynchronous FIFO(first in first out), no overflow and underflow in line buffer.