This paper proposed a new algorithm of retiming which can be combined well with other combinational optimization methods to speed up logic circuits.
提出了一种改进时序重排算法 ,使时序重排可以更有效地与其他组合优化算法结合起来 ,共同提高同步时序电路的速度 。
This paper proposes a new algorithm of retiming which can be combined well with other combinational optimization methods to speed up logic circuits.
时序重排是一种同步时序电路性能优化的重要方法 。
Copyright © 2022-2025 字海网 zi.yyxxoo.com All Rights Reserved 赣ICP备16001187号
字海网是专业的汉语在线工具集,提供权威的汉语字典、词典、成语、古诗词及英语词典查询服务,致力于传承和弘扬中华语言文化。合作与反馈请联系QQ:2830130449。
本站内容来源网络,如涉及版权或表述问题,请及时联系QQ:2830130449。